



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Re the Application of:

MOHAMMAD ABDALLAH, ET AL.

Application No.: 09/852,217

Filed: May 8, 2001

For: **Executing Partial-Width Packed Data  
Instructions**

Art Group: 2183

Examiner: Coleman, Eric

**INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. §1.97**

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

In accordance with the duty of disclosure, enclosed is a copy of IDS Citation Form PTO/SB/08 or PTO-1449, together with copies of the documents cited on that form, except for copies not required to be submitted (e.g., copies of U.S. patents and U.S. published patent applications need not be enclosed). This IDS and IDS Citation Form are being submitted concurrently with the Reexamination Continuation Application. It is respectfully requested that the cited references be considered and that the enclosed copy of PTO/SB/08 be initialed by the Examiner to indicate such consideration and a copy thereof returned to applicant(s).

The submission of this Information Disclosure Statement is not to be construed as a representation that a search has been made in the subject application and is not to be construed as an admission that the information cited in this statement is material to patentability.

Please charge any fees due to Deposit Account 02-2666. A duplicate copy of the Fee Transmittal (PTO/SB/17) is enclosed for this purpose.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP


Date: 12-6-04

Brent E. Vecchia  
Brent E. Vecchia, Reg. No. 48,011


12400 Wilshire Boulevard, 7th Floor  
Los Angeles, CA 90025  
Telephone: (303) 740-1980

I hereby certify that this correspondence is being deposited with the United States Postal Service on the date shown below with sufficient postage as first class mail in an envelope addressed to: Mail Stop RCE, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.


Krista Mathieson Dec. 6, 2004  
*Krista Mathieson* *Date*

				Atty. Docket No.: 42390.P5193C		Application No.: 09/852,217	
				Applicant: Abdallah et al.			
				Filing Date: May 8, 2001			
<b>US Patent Documents</b>							
Examiner's Initials		Date	Document Number	Name	Class	Sub- Class	Filing Date
		07/31/90	4,945,479	Rusterholz et al.			
		11/20/90	4,972,362	Elkind et al.			
		09/10/91	5,047,975	Patti et al.			
		01/14/92	5,081,698	Kohn			
		11/30/92	5,161,247	Murakami et al.			
		02/23/93	5,189,636	Patti et al.			
		07/05/94	5,327,369	Ashkenazi			
		02/14/95	5,390,135	Lee et al.			
		05/07/96	5,515,520	Hatta et al.			
		11/26/96	5,579,253	Lee et al.			
		12/31/96	5,590,365	Ide et al.			
		04/21/98	5,742,840	Hansen et al.			
		07/07/98	5,778,419	Hansen et al.			
		08/11/98	5,794,060	Hansen et al.			
		08/11/98	5,794,061	Hansen et al.			
		09/15/98	5,809,321	Hansen et al.			
		10/13/98	5,822,603	Hansen et al.			
		03/16/99	5,883,824	Lee et al.			
		09/14/99	5,953,241	Hansen et al.			
		12/21/99	6,006,318	Hansen et al.			
		09/25/01	6,295,599	Hansen et al.			
		04/23/02	6,378,060	Hansen et al.			
		06/24/03	6,584,482	Hansen et al.			
		11/04/03	6,643,765	Hansen et al.			
		04/20/04	6,725,356	Hansen et al.			
<b>Foreign Patent Documents</b>							
Examiner's Initials		Date	Document Number	Country	Class	Sub- Class	Translation
<b>Other Documents (Including Author, Title, Date, Pertinent Pages, etc.)</b>							
<i>Examiner</i>				<i>Date Considered</i>			

Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw a line through the citation if not in conformance and not considered. Include a copy of this form with the next communication to the applicant

 <p>US Department of Commerce Patent and Trademark Office Form PTO-1449 (Modified)</p>			Atty. Docket No.: 042390.P5193C		Application No.: 09/852,217	
			Applicant: Abdallah et al.			
			Filing Date: May 8, 2001			
<b>US Patent Documents</b>						
Examiner's Initials		Date	Document Number	Name	Class	Sub- Class
<b>Foreign Patent Documents</b>						
Examiner's Initials		Date	Document Number	Country	Class	Sub- Class
<b>Other Documents (Including Author, Title, Date, Pertinent Pages, etc.)</b>						
		Santoro, Mark; Design and Clocking of VLSI Multipliers. Technical Report No. CSL -TR-89-397, October 1989. Pages i-xii and 1-118.				
		Santoro, Mark, et al.; SPIM: A Pipelined 64X64 bit Iterative Multiplier, IEEE Journal of Solid -State Circuits, Vol. 24, No. 2, April 1989. Pages 487-493.				
		Santoro, Mark, et al.; SESSION II: HIGH-SPEED MICROPROCESSOR. WAM 2.6: A Pipe-lined 64X64b Iterative Array Multiplier. 1988 IEEE International Solid State Circuits Conference . Pages 36-37 and 290.				
		BIT Preliminary, Bipolar Integrated Technology, Inc. B3110/B3120;B2110/B2120 Floating Point Chip Set. Pages 1-40.				
		Eklind, Bob, et al. A SUB 10 nS Bipolar 64 Bit Integrated/Floating Point Processor Implemented On Two Circuits. IEEE 1987 BCTM, pages 101- 104				
		Leibowitz, Bob; et al., System Design; ECL gains ground in battle against CMOS. Computer Design; April 1, 1987. Pages 91-95.				
		IBM. TBD: Double Speed, Single Precision Vector Register Organization Using Double Port Chips. Feb. 1981. Pp.1-6.				
		Farmwald, P. Michael; High Bandwidth Evaluation of Elementary Functions, S-1 Project. IEEE 1981. Pages 139 - 142.				
		Farmwald, P. Michael; On the Design of High Performance Digital Arithmetic Units. UCRL-53190. August 1981. Pages i-vii and 1-95.				
		Grimes et al.; 64-Bit Processor. The Intel i860 64-Bit Processor: A General-Purpose CPU with 3D Graphics Capabilities. July 1989. Pages 85-94.				
<b>Examiner</b>			<b>Date Considered</b>			

Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw a line through the citation if not in conformance and not considered. Include a copy of this form with the next communication to the applicant

 US Department of Commerce Patent and Trademark Office Form PTO-1449 (Modified)		Atty. Docket No.: 042390.P5193C		Application No.: 09/852,217			
		Applicant: Abdallah et al.					
		Filing Date: May 8, 2001					
		<b>US Patent Documents</b>					
Examiner's Initials		Date	Document Number	Name	Class	Sub- Class	Filing Date
<b>Foreign Patent Documents</b>							
Examiner's Initials		Date	Document Number	Country	Class	Sub- Class	Translation
<b>Other Documents (Including Author, Title, Date, Pertinent Pages, etc.)</b>							
		Ide, et al.; A 320-MFLOPS CMOS Floating-Point Processing Unit for Superscalar Processors. IEEE Journal of Solid State Circuits, Vol. 28, No. 3, March 1993. Pages 352 - 361.					
		Lino, et al.; ISSCC 92 SESSION 6/ MICROPROCESSORS/ TA 6.5: A 289MFLOPS Single-Chip Supercomputer. 1992 IEEE International Solid State Circuits Conference. Pages 112-113.					
		Kohn, et al.; Introducing the Intel i860 64 Bit Microprocessor, Intel Corp. August 1989. Pages 15 - 30.					
		Lee, Ruby B.; Accelerating Multimedia with Enhanced Microprocessors. Hewlett-Packard. IEEE Micro, April 1995. Pages 22-32.					
		Lee, Ruby B.; Realtime MPEG Video via Software Decompression on a PA-RISC Processor. 1995 IEEE, pages 186-192.					
		Manferdelli, John L. et al.; Signal Processing Aspects of the S-1 Multiprocessor Project. UCRL-84658. July 28, 1980. Pages 1-8.					
		Spaderna, D., et al.; An Integrated Floating Point Vector Processor for DSP and Scientific Computing". SHARP Microelectronics Technology Inc. IEEE 1989. Pages 8-13.					
		Undy, Steve, et al.; A Low-Cost Graphics and Multimedia Workstation Chip Set. April 1994, IEEE micro, pages 10 - 22.					
<b>Examiner</b>				<b>Date Considered</b>			

Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw a line through the citation if not in conformance and not considered. Include a copy of this form with the next communication to the applicant